Researchers
Kaštelan, Ivan
| Issue Date | Title | Author(s) | Type | Мp-cat. |
|---|---|---|---|---|
| 2009 | Synthesizable SystemVerilog Assertions as a Methodology for SoC Verification | Kastelan, Ivan   ; Krajacevic, Zoran | Conference Paper | Mp. category will be shown later |